12	:
/28	i
/Ø1	-

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No.: V637-02312 US

 υ E	
10/02828	
J.1	

ew nonprovisional applications under 37 CFR 1.53(b))				
	First Inventor or Application	Identifier:	Jimmy A.	TAT

								1 "5	Lilive	ntor or Applicati	oir ider	MIC	5ŧ.	humi	y A. TAT	OM et	aı.		j1		
	PTO							Title	i i	UBMOUNT ETECTORS		VΕ	RTI	CAL C	CAVITY S	SURFA	CE EMIT	TINC	G LASERS A	AND	
	See MPEP chapter 600 concerning utility patent application contents											ADDRESS TO: Commissioner for Patents Box Patent Application Washington, DC 20231									
	1. Fee Transmittal Form (e.g. PTO/SB/ (Submit an original and a duplicate for fee process)													ACC	OMPAN	ING A	PPLICA	ΓΙΟΝ	PARTS		
			Specification Tota											Assig	Assignment Papers (cover sheet & document(s))						
	2.	Ø	Spec	ificatio	on			Total P	ages	17	7	-			F.R. §3.7 There is an a		tatement		Power of At	ttorney	
											8	1		Englis	sh Transl	ation E	ocument	(if a	pplicable)		
	3.	Ø	Draw	ing(s)	(35 L	i.s.c	. 11:	3) Total Sh	neets	7	9				nation Dis ment (ID:				Copies of II Citations	OS	
		·									10			Prelin	ninary An	nendm	ent				
World Grown	4.		Oath	or De	clarat	ion		Total P	ages		11		Ø	White	Advance	e Seria	l No. Pos	tcard	3		
ding may had		a.		Newl	y exec	uted	(ori	ginal or copy	')		12				Entity ment(s)						
		b.		Copy (for cor	from	a pric	or ap	oplication (37 I with box 15 co	C.F	.R. §1.63(d) ed)	7										
He Han Han			i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) nam the prior application, see 37 C.F.R. §1.63(d)(2) and								13			Certified Copy of Priority Document(s) (if foreign priority is claimed)							
Harry I	1.33(b).											+		Other	:						
					l			<u> </u>				+									
4 4	5.	Incorporation By Reference (usable The entire disclosure of the prior application, oath or declaration is supplied under Box 4B the disclosure of the accompanying application uncorporated by reference therein.							from which a copy of the , is considered to be part of						,	Check	for \$ 0.0	00		_ ·_ ·_ ·	
	15.											the requisite information below:									
				nuatio				sional	<u> </u>	Continuatio	n-in-p	n-part (CIP) of prior application no.:									
	Prior application information: Examin											Group Art Unit:									
								erting before				,									
				ation i			Con	tinuation						ontinuation-in-part (CIP)							
		of ap	plicati	on Se	rial No	D.		 		Filed on											
		This a	applic	ation (claims	prio	rity c	of provisiona	l app	lication Seri	al No						Filed				
			· · · · · · · · · · · · · · · · · · ·		·	 -		17	7. CC	ORRESPON	DEN	Œ	AD	DRES	S				,		
:		<u> </u>						Н	ONE	Andrew YWELL INT	ERNA	۱Ť	ION	AL IN							
											2245	•								!	
										Morristowr ephone No.: simile No.:	(602	3 (2	313-	3345							
		Nai	me-l l	ohn M	Kelli	,								D	enietratio	n No ·	33 020				
	S	ignati	uro:	1		11/	M						Registration No.: 33,920 Date: December 28, 2001								
		Nai	_ W	Kri	7 0/0		<u>ee</u>)						R	egistratio						
L																					

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

This form is a Replica of PTO/SB/17 (01/01) Patent and Trademark Office: U.S. DEPARTMENT OF COMME Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMIT	TAL		COMPLETE IF KNOWN					
For FY 200'		F	Application No.	T.B.D.				
Patent fees are subject to annual i			Filing Date	December 28, 2001				
	-7,0.0		First Named Inventor	Jimmy A. TATUM et al.				
			Group Art Unit	T.B.D.				
TOTAL AMOUNT OF PAYMENT	\$776.00		Examiner Name	T.B.D.				
1017LE7LINGSTOT GT 1777MLETT	4		Attorney Docket No.	V637-02313 US				
METHOD OF PAYMENT (check		FEE CALCUL	ATION (continued)					

	METHOD OF PAYMENT (check one)						FEE CALCULATION (continued)								
	1.				nereby authorized to ch		3.	ADDITI	ONAL	FEES					
[X	indicat	ed tees a	and cred	dit any overpayments t	D:	Large	Entity	Small	Entity					
	Deposit					{	Fee	Fee	Fee	Fee	War war state of	Fee Paid			
	Account Number	01	-1125			7]	Code	\$	Code	\$	Fee Description	Palu			
- }					니	105 127	130 50	205 227	65 25	Surcharge - late filing fee or oath Surcharge - late provisional filing fee or cover sheet					
	Deposit Account		neywell Ir	nternatio	onal Inc			130	139	130					
-	Name	. [_	139 147	2,520	147	2,250	Non-English specification For filing a request for ex parte reexamination				
		Charge	any Add	itional F	ee Required	1	112	2,520 920*	112	920*	Requesting publication of SIR prior to Examiner action				
			7 CFR §				113	1.840*	113	1.840*	Requesting publication of SIR after Examiner action				
	لتا						115	1,840	215	55	Extension for reply within first month				
7	2.	Paym	ent Enc	losed:			116	400	216	200	Extension for reply within second month				
		□cı	heck	□м	oney Order 🔲 🤇	Other	117	920	217	460	Extension for reply within third month				
			FEE	CALC	ULATION		118	1,440	218	720	Extension for reply within fourth month				
							128	1.960	228	980	Extension for reply within fifth month				
ũ	1. B	ASIC	FILING	G FEE		ļ	119	320	219	160	Notice of Appeal				
31	Large	Entity	Small E	ntity		ļ	120	320	220	160	Filing a brief in support of an appeal				
	Fee	Fee	Fee	Fee	Fee Description	Fee	121	280	221	140	Request for oral hearing				
	Code 101	\$ 740	Code 201	\$ 370	Utility Filing Fee	Paid 740	138	1,510	138	1,150	Petition to institute a public use proceeding				
	106	330	206	165	Design Filing Fee	1-740	140	110	240	55	Petition to revive – unavoidable				
	107	510	207	255	Plant Filing Fee		141	1,280	241	640	Petition to revive – unintentional				
	107	740	208	370	Reissue Filing Fee	 	142	1,280	242	640	Utility issue fee (or reissue)				
	114	160	214	80	Provisional Filing Fee		143	460	243	230	Design issue fee				
	•••		SUBTOTA		•	740.00	144	620	244	310	Plant issue fee				
	12 2					71 10.00	122	130	122	130	Petitions to the Commissioner				
	2. EX	CIRA	CLAIN	I FEE	S Fee from		123	50	123	50	Processing fee under 37 CFR 1.17(q)				
				Claims	below Fee P	aid	126	180	126	180	Submission of Information Disclosure Statement				
	Total Clain Independe Claims	ent	- 3 =	0	x 84 00 = 36	0 -	581	40	581	40	Recording each patent assignment per property (times number of properties)				
	Multiple De	ependent (Claims	-0-	280 00 =	0-	146	740	246	370	Filing a submission after final rejection (37 CFR 1.129(a))				
	Large Fee	Entity Fee	Smal Fee	l Entity Fee			149	740	249	370	For each additional invention to be examined (37 CFR 1.129(b))				
	Code	\$	Code		Fee Description	on	179	740	279	3370	Request for Continued Examination (RCE)				
	103	18	203	9	Claims in excess of 20)	169	900	169	900	Request for expedited examination of a design application				
	102	84	202	42	Independent claims in of 3	excess	195	300	195	300	Publication fee				
	104	280	204	140	Multiple dependent cla	aim	Other fo	ee (specify)							
	109	84	209	42	Reissue independent over original patent	claims	0010110	oo (opeeny)	•						
	110	18	210	9	Reissue claims in exc and over original pate				- rate - r	- D	CUDTOTAL (2)	\$0.00			
	SUBTOTAL (2) \$36.00						* Reduced by Basic Filing Fee Paid				SUBTOTAL (3) \$0.00				

SUBMITTED BY				Complete (if ap	oplicable)	
Name (Print / Type)	Andrew A. Abeyta	Registration No. (Attorney/Agent)	39,582	Telephone	602-313-3345	
Signature	John MKell (33, 920) for	andrew alre	yta	Date 12/28	12001	

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take .2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time are required to complete this from should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, D.C., 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC, 20231.

THE UNITED STATES PATENT APPLICATION

OF

JIMMY A. TATUM

AND

JAMES K. GUENTER

FOR

SUBMOUNT FOR VERTICAL CAVITY SURFACE EMITTING LASERS AND DETECTORS

HONEYWELL INTERNATIONAL INC. 101 Columbia Road POB 2245 Morristown, NJ 07962 Telephone No.: (602) 313-3345

Facsimile No.: (602) 313-4559

15

20

5

CROSS-REFERENCE TO RELATED APPLICATIONS

[001] Not applicable.

BACKGROUND OF THE INVENTION

Field of the Invention

[002] This invention relates to vertical cavity surface emitting laser arrays and to detector arrays. More specifically, it relates to submounts for vertical cavity surface emitting laser arrays and for detector arrays.

Discussion of the Related Art

[003] Vertical cavity surface emitting lasers (VCSELs) represent a relatively new class of semiconductor lasers. While there are many variations of VCSELs, one common characteristic is that they emit light perpendicular to a wafer's surface. VCSELs can be formed from a wide range of material systems to produce specific characteristics. VCSELs are relatively complex devices having active regions, distributed Bragg reflector (DBR) mirrors, current confinement structures, substrates, and contacts.

[004] Figure 1 illustrates a typical VCSEL 10. As shown, an n-doped gallium arsenide (GaAS) substrate 12 has an n-type electrical contact 14. An n-doped lower mirror stack 16 (a DBR) is on the GaAS substrate 12, and an n-type graded-index lower spacer 18 is disposed over the lower mirror stack 16. An active region 20 having a plurality of quantum wells is formed over the lower spacer 18. A p-type graded-index top spacer 22 is disposed over the active region 20, and a p-type top

15

20

mirror stack 24 (another DBR) is disposed over the top spacer 22. Over the top mirror stack 24 is a p-conduction layer 9, a p-type GaAs cap layer 8, and a p-type electrical contact 26.

Still referring to Figure 1, the lower spacer 18 and the top spacer 22 [005] separate the lower mirror stack 16 from the top mirror stack 24 such that an optical cavity is formed. Because an optical cavity is resonant at specific wavelengths, the mirror separation is controlled to resonate at a predetermined wavelength (or at a multiple thereof). At least part of the top mirror stack 24 includes an insulating region 40 that is usually formed either by implanting protons into the top mirror stack 24 or by forming an oxide layer. The insulating region 40 surrounds a conductive annular central opening 42. Thus, the central opening 42 forms an electrically conductive path though the insulating region 40.

[006] In operation, an external bias causes an electrical current 21 to flow from the p-type electrical contact 26 toward the n-type electrical contact 14. The insulating region 40 and the conductive central opening 42 confine the current 21 flow through the active region 20 where some of the electrons are converted into photons. Those photons bounce back and forth (resonate) between the lower mirror stack 16 and the top mirror stack 24. While the lower mirror stack 16 and the top mirror stack 24 are very good reflectors, some of the photons leak out as light 23 that travels along an optical path. Still referring to Figure 1, the light 23 passes through the p-type conduction layer 9, through the p-type GaAs cap layer 8, through an aperture 30 in the p-type electrical contact 26, and out of the surface of the vertical cavity surface emitting laser 10.

20

[007] It should be understood that Figure 1 illustrates a typical VCSEL, and that numerous variations are possible. For example, the dopings can be changed (say, by providing a p-type substrate 12 and reversing current flow), different material systems can be used, operational details can be varied, and additional structures, such as tunnel junctions, can be added. Furthermore, while individual VCSELs are of interest, many applications use an array of VCSEL elements. For example, Figure 2 illustrates a VCSEL array 60 comprised of four individual VCSELs 68. For example, the VCSEL array 60 could be comprised of 4 VCSELs 68 that are each in accord with the VCSEL 10 shown in Figure 1, with the light emitting regions of the individual VCSELs being separated by 250 microns. Additionally, many applications require a detector array that mates with the VCSEL array 60. Turning now to Figure 3, such a detector array 66 can be comprised of individual photodetectors 65 that are spaced apart the same distance as the individual VCSELs 68 in the VCSEL array 60. While Figures 2 and 3 show arrays comprised of 4 elements, other arrays will have different numbers of elements (with 4 and 12 element arrays being fairly common).

[008] While generally successful, VCSEL arrays and matching detector arrays have problems. For example, many VCSEL arrays and/or detector arrays are mounted by direct attachment of the VCSEL/detector array substrate to another structure, such as a printed circuit board or a chip carrier. To assist attachment, VCSEL/detector array substrates are usually relatively large, which adds significantly to their cost. Furthermore, in many applications the electrical connections to and from a VCSEL/detector array substrate are made using tab bonding. Such bonding is problematic with frequently used GaAs substrates. Additionally, in some applications

VCSEL/detector array substrates have been difficult to use because physical alignment mechanisms are needed, and incorporating such alignment mechanisms on a substrate was difficult.

[009] Therefore, a new technique of mounting VCSEL and detector arrays would be beneficial. Even more beneficial would be a new technique of mounting VCSEL and detector arrays on a submount that enables a reduction in the size of the semiconductor array. Even more beneficial would be an electrically connected structure that facilitates handling and testing prior to incorporation of that structure into a higher level assembly. Still more beneficial would be a new technique of mounting VCSEL and detector arrays on a submount that assists tab bonding of electrical connections, and that includes alignment structures for both optical and mechanical assembly.

SUMMARY OF THE INVENTION

15

[0010] The following summary of the invention is provided to facilitate an understanding of some of the innovative features unique to the present invention, and is not intended to be a full description. A full appreciation of the various aspects of the invention can be gained by taking the entire specification, claims, drawings, and abstract as a whole.

20

[0011] Accordingly, the principles of the present invention provide for a new technique of mounting VCSEL and detector arrays using a submount. Beneficially, that submount enables a semiconductor assembly that permits a reduction in size of a semiconductor array substrate, and that assists providing electrical connections. Also

15

20

beneficially, such a semiconductor assembly includes alignment features, standoffs, and electrically conductive pads.

[0012] A semiconductor assembly according to the principles of the present

invention includes a submount having a plurality of conductive traces on a first surface, and a plurality of conductive vias that pass through the submount's body. A semiconductor array of individual semiconductor elements is attached to the submount such that the individual semiconductor elements are electrically connected to the conductive vias. Furthermore, bonding wires electrically connect the individual semiconductor elements to the conductive traces. The conductive paths can be designed to implement controlled impedances.

[0013] An alternative semiconductor assembly according to the principles of the present invention includes a submount having a lower portion, a conductive trace on the lower portion, an upper portion over the lower portion, and a plurality of conductive traces on the upper portion. The lower portion and the conductive trace on the lower portion extend beyond the upper portion to define a mounting surface. A semiconductor array of individual semiconductor elements is attached to the mounting surface such that the semiconductor array is electrically connected to the conductive trace on the lower portion. Additionally, a plurality of bonding wires electrically connects the individual semiconductor elements to a plurality of conductive traces on the upper portion.

[0014] In either embodiment, beneficially the semiconductor array is either a VCSEL array or a detector array. Furthermore, the submount is beneficially comprised of a ceramic material. The conductive traces can include conductive pads,

and a printed circuit board or a flex board can connect to the conductive pads. Additionally, locating features can extend from the submount, and an optical element can attach to the locating features. Alternatively, the locating features can be used to arrange the semiconductor assembly relative to an external feature.

[0015] The novel features of the present invention will become apparent to those of skill in the art upon examination of the following detailed description of the invention or can be learned by practice of the present invention. It should be understood, however, that the detailed description of the invention and the specific examples presented, while indicating certain embodiments of the present invention, are provided for illustration purposes only because various changes and modifications within the spirit and scope of the invention will become apparent to those of skill in the art from the detailed description of the invention and claims that follow.

BRIEF DESCRIPTION OF THE DRAWING

15

[0016] The accompanying figures, in which like reference numerals refer to identical or functionally-similar elements throughout the separate views and which are incorporated in and form part of the specification, further illustrate the present invention and, together with the detailed description of the invention, serve to explain the principles of the present invention.

20

array;

[0017] In the drawings:

[0018] Figure 1 illustrates a typical vertical cavity surface emitting laser;

[0019] Figure 2 illustrates a top down view of a typical 4 element VCSEL

[0020] Figure 3 illustrates a top down view of a typical 4 element detector array;

[0021] Figure 4 illustrates a top down view of a VCSEL array and a detector array on a submount that is in accord with the principles of the present invention;

[0022] Figure 5 illustrates a side cut-way view of the submount of Figure 4;

[0023] Figure 6 illustrates a side cut-way view of an alternative submount;

[0024] Figure 7 illustrates a variation of the submount shown in Figure 6; and

[0025] Figure .8 illustrates a side cut-way view of another alternative submount.

[0026] Note that in the drawings that like numbers designate like elements. Additionally, for explanatory convenience this document uses directional signals such as up and down, top and bottom, and lower and upper. Those signals are derived from the relative positions of the elements as illustrated in the drawings. Such signals are meant to aid understanding the present invention, not to limit it.

15

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

[0027] The principles of the present invention provide for new technique of mounting VCSEL and detector arrays using a submount. That technique is explained with reference to embodiments that are illustrated in the accompanying drawings and that are described below.

20

[0028] Refer now to Figure 4 for a top down view of a first embodiment submount 70 that includes a VCSEL array 72 (on the left side) and a detector array 74 (on the right side). The body of the submount 70 is beneficially comprised of a

10

15

20

ceramic material having conductive patterns and structures as described in more detail subsequently. Ceramic is particularly beneficial because of high thermal conductivity which minimizes the thermal gradients in the assembly. Ceramics are also beneficial because of their structure stability, reasonable cost, and wide availability. An alternative body material is silicon. While Figure 4 illustrates both a VCSEL array 72 and a detector array 74, typically a particular submount 70 would have either a VCSEL array or a detector array.

[0029] Still referring to Figure 4, the submount 70 includes a plurality of conductive patterns 76 that terminate at one end in conductive pads 78. The other end of the conductive patterns 76 terminate close to either the VCSEL array 72 or to the detector array 74. Bonding leads 80 are used to connect the individual VCSEL/detector elements to the conductive patterns 76.

[0030] Figure 5 illustrates a cross-sectional view of the submount 70. As shown, the submount 70 includes conductive vias 84, 86, and 88 that extend from below a VCSEL array 72 or a detector array 74 (generically shown as element 82) through the width of the submount 70. The submount 70 also includes conductive traces 90, 92, and 94 on its bottom side that electrically connect, respectively, to the vias 84, 86, and 88. The element 82 also electrically connects to the vias 84, 86, and 88. Thus, signals applied to and from the conductive traces 90, 92, and 94 pass through the vias 84, 86, and 88 to and from the element 82. Furthermore, another electrical signal can be applied to the element 82 by bonding leads 80 (see Figure 4) that attach to the conductive patterns 76. These bonding leads can be made very short by mounting the semiconductor device such that the top of the chip is at or below the

15

20

surface level of the submount assembly. Mounting the semiconductor array device at or below the surface of the submount also provides mechanical protection of the semiconductor from external objects. Thus, electrical signals applied to and from the conductive pads 78 can pass to and from the element 82. The conductive traces and vias can be formed using normal fabrication techniques. It should be understood that either fewer or more vias could be used in the submount assembly.

[0031] Figure 5 also illustrates a tab bond film 98 that is connected to a lower conductive pad 100. A printed circuit board 102 can be connected to a conductive trace 78. Either or both contact forms may be present, and either surface may be contacted by either type of structure. Thus, the submount 70 assists routing electrical signals between external structures, such as tab bonding connectors and printed circuit boards, and the element 82. Alternatively, or in addition, electrical connections can be made by other devices, such as wire bonding or solder bumps.

[0032] While the submount 70 illustrated in Figure 5 is advantageous for many applications, at times it is beneficial to be able to mount an external feature relative to a VCSEL array or to a detector array. Figure 6 illustrates a cross-sectional view of an alternative submount 110. The submount 110 includes both a mounting well 112 and locating spacers 114. The mounting well 112 accurately locates the element 82 (a VCSEL array or a detector array) below the top surface of the submount 110. This both protects the element 82 from physical damage and assists locating an external optical coupler relative to the element 82. The locating spacers 114 are useful for accurately locating and spacing an external element or structure (such as a lens) relative to the element 82. The locating spacers 114 can also be useful

20

for positioning the submount 110 relative to an external structure. Furthermore, the locating spacers 114 can be electrically conductive. This enables electrical communication with the element 82 through a locating spacer 114.

[0033] Figure 7 illustrates the submount 110 with an external optical coupler (such as a lenslet array) mounted over the mounting well 112 and on the locating spacers 114. Furthermore, Figure 7 illustrates a printed circuit board 102 electrically connected to the submount 110 via connector pads 78.

[0034] While Figures 4-7 illustrate useful submounts, those submounts have a disadvantage in that they require vias that pass through the submount body. Figure 8 illustrates an alternative submount 130 that does not require vias. As shown, the submount 130 includes a conductive trace 140 that is disposed between a lower portion 142 of the submount 130 and an upper portion 144. Furthermore, a top conductive pattern 76 (see Figure 4) is disposed over the top of the upper portion 144. Thus, the submount 140 includes multiple metal layers. The conductive trace 140 electrically connects to the bottom of an element 82 (a VCSEL array or a detector array) and enables electrical signals to be applied to or received from the element 82. Additionally, another electrical signal can be applied to or received from the element 82 by a bonding lead(s) 80 that connects to the top conductive pattern 76. The conductive trace 140 and the top conductive pattern 76 can be formed using normal fabrication techniques.

[0035] Submounts according to the principles of the present invention are particularly beneficial because they enable standard sized dies to be used in multiple assemblies that may otherwise require customization of the semiconductor device.

15

20

That is, the same VCSEL (or detector) design can be used to fabricated 4 element arrays, 5 element arrays, 12 element arrays, and so on using the submount to accommodate other mechanical considerations. This enables customer requirements to be meet by changing the submount, not the VCSEL. This can reduce the cost and speed assembly by enabling standard equipment and processes to be used to mount the VCSEL (or detector) dies.

[0036] The embodiments and examples set forth herein are presented to best explain the present invention and its practical application and to thereby enable those skilled in the art to make and utilize the invention. Those skilled in the art, however, will recognize that the foregoing description and examples have been presented for the purpose of illustration and example only. Other variations and modifications of the present invention will be apparent to those of skill in the art, and it is the intent of the appended claims that such variations and modifications be covered. The description as set forth is not intended to be exhaustive or to limit the scope of the invention. Many modifications and variations are possible in light of the above teaching without departing from the spirit and scope of the following claims. It is contemplated that the use of the present invention can involve components having different characteristics. It is intended that the scope of the present invention be defined by the claims appended hereto, giving full cognizance to equivalents in all respects.

CLAIMS:

The embodiments of an invention in which an exclusive property or right is claimed are defined as follows:

- 1. A semiconductor assembly, comprising:
- a submount having a plurality of conductive traces on a surface and a plurality of conductive vias that pass through a body of the submount;
- a semiconductor array comprised of semiconductor elements, said semiconductor array attached to said submount such that the semiconductor elements are electrically connected to a plurality of conductive vias; and
- a plurality of bonding wires electrically connecting the semiconductor elements to at least two of the conductive traces.
- 2. A semiconductor assembly according to claim 1, wherein said semiconductor array includes a plurality of vertical cavity surface emitting lasers.
- 3. A semiconductor assembly according to claim 1, wherein said semiconductor array includes a plurality of detectors.
- 4. A semiconductor assembly according to claim 1, wherein said submount includes a mounting well, wherein said semiconductor array is in said mounting well, and wherein said semiconductor array includes a top surface that does not protrude from said mounting well.


- 5. A semiconductor assembly according to claim 1, wherein each of the conductive traces includes a contact pad.
- 6. A semiconductor assembly according to claim 5, further including a tab bonding connector electrically connected to a plurality of contact pads.
- 7. A semiconductor assembly according to claim 1, further including a locating spacer that extends from said submount.
- 8. A semiconductor assembly according to claim 7, further including an optical coupler on said locating spacer, wherein said optical coupler is aligned with said semiconductor array.
- 9. A semiconductor assembly according to claim 1, wherein said submount includes ceramic.
- 10. A semiconductor assembly according to claim 1, wherein at least one of said plurality of conductive vias electrically connects to one of the conductive traces.
- 11. A semiconductor assembly according to claim 1, further including a conductive pad electrically connected to one of the conductive traces.

- 12. A semiconductor assembly according to claim 11, further including a printed circuit board electrically connected to said conductive pad.
 - 13. A semiconductor assembly, comprising:
- a submount comprised of a lower portion, a conductive trace on the lower portion, an upper portion over the lower portion, and a plurality of conductive traces on the upper portion, wherein the lower portion and the conductive trace on the lower portion extend beyond the upper portion to define a mounting surface;
- a semiconductor array comprised of a plurality of semiconductor elements, said semiconductor array being attached to said mounting surface and is electrically connected to the conductive trace on the lower portion; and
- a plurality of bonding wires electrically connecting the plurality of semiconductor elements to the plurality of conductive traces on the upper portion.
- 14. A semiconductor assembly according to claim 13, wherein said semiconductor array includes a plurality of vertical cavity surface emitting lasers.
- 15. A semiconductor assembly according to claim 13, wherein said semiconductor array includes a plurality of detectors.
- 16. A semiconductor assembly according to claim 13, wherein each of said plurality of conductive traces on the upper portion includes a contact pad.

- 17. A semiconductor assembly according to claim 16, further including a tab bonding connector electrically connected to the contact pad.
- 18. A semiconductor assembly according to claim 13, further including a locating spacer that extends from said submount.
- 19. A semiconductor assembly according to claim 18, further including an optical coupler on said locating spacer, wherein said optical coupler is aligned with said semiconductor array.
- 20. A semiconductor assembly according to claim 13, wherein said submount includes ceramic.
 - 21. A semiconductor assembly according to claim 13, further comprising:a plurality of contact pads on the submount; anda printed circuit board electrically connected to the plurality of contact pads.
- 22. A semiconductor assembly according to claim 13, wherein said submount includes a mounting well, wherein said semiconductor array is in said mounting well, and wherein said semiconductor array includes a top surface that does not protrude from said mounting well.


ABSTRACT OF THE DISCLOSURE

A semiconductor assembly having a submount with a plurality of conductive traces. A semiconductor array, such as a VCSEL array or a detector array, is attached to the submount. A plurality of conductive vias pass through the submount's body, or a conductive trace is disposed between a lower portion and an upper portion of the submount. Bonding wires electrically connect the individual semiconductor elements to conductive traces, while the conductive vias (or the conductive trace between the lower and upper portions) can provide additional electrical connections. The submount is beneficially of a ceramic material, and the conductive traces can include conductive pads for connecting to a printed circuit board or to a flex board. Locating features can extend from the submount, and an optical element can mount to the locating features. Alternatively, the locating features can be used to arrange the semiconductor assembly relative to an external structure.




Fígure 1 (Príor Art)


2/7





Fígure 2 (Príor Art)




Fígure 3 (Príor Art)








Fígure 6



Figure



Fígure 8